

Magnetic Components Reduction in Three-phase PFC Converter by Using Reconfigurable *LCL* Filter

Jalal Dadkhah, *Student Member, IEEE*, Carl Ngai Man Ho, *Senior Member, IEEE*,
Ken King-Man Siu, *Senior Member, IEEE*, and River Tin-Ho Li, *Senior Member, IEEE*

Abstract—Three-phase power factor correction (PFC) converters are the front-end stage of the power conversion which are required to be connected to the grid with a proper filter to meet international standards. High-order *LCL* filter is a widely used solution to reduce the component size of the filter although it requires six inductors. In this paper, a novel reconfigurable *LCL* filter which consists of only three inductors is proposed. The principle of the reconfigurable filter is to fully utilize the converter-side inductors by changing their position from the converter side to the grid side and vice versa. The filter is reconfigured by using three low-frequency bidirectional switches. The ultimate goal of the proposed topology is to reduce the magnetic components by half and to achieve comparable grid current quality as the conventional topology. The proposed PFC topology is verified by a 1 kW experimental prototype. All the experimental results agree with the theoretical concepts and prove that the grid current quality of the proposed topology is comparable with the conventional topology.

Index Terms—*LCL* filter, power factor corrector, magnetic component, current quality, three-phase converter.

I. INTRODUCTION

POWER systems are evolving by deploying more distributed generators (DG), flexible AC transmission (FACTS) devices, and electrical loads in response to environmental and energy crisis. Power electronic converters are the backbone of the evolution since DGs, FACTS devices, and electrical loads are composed of power electronic converters. The recent advances in power electronic converters in terms of topology [1]–[5], control [6], and semiconductor [7], [8] have speeded up the evolution. An example of an electrical load in power systems is a three-phase power factor correction (PFC) converter which interfaces the grid and a load such as electrical vehicles [9] and telecommunication devices [10]. An active PFC aims to provide sinusoidal grid currents and unity power factor at the input. The aim is realized by applying a three-phase two-level rectifier together with necessary control loops. The result is sinusoidal currents at the input although it is contaminated with high-frequency (HF) current ripples.

This paper was presented in part at the IEEE Energy Conversion Congress and Exposition (ECCE), Vancouver, Canada, 2021 [1].

J. Dadkhah and Carl N. M. Ho are with RIGA Lab, the Department of Electrical and Computer Engineering, University of Manitoba, Winnipeg, MB R3T5V6, Canada (e-mail: dadkhahj@myumanitoba.ca; carl.ho@umanitoba.ca).

K. K. M. Siu is with the Department of Electrical Engineering, University of North Texas, United States (e-mail: kingman.siu@unt.edu).

R. T. H. Li is with the Hong Kong Applied Science and Technology Research Institute Company Ltd., Hong Kong (e-mail: riverli@astri.org).




Fig. 1. (a) The proposed PFC topology, (b) The conventional PFC topology with *LCL* filter.




Fig. 2. Single-phase equivalent circuit of (a) *LTCL* filter, (b) *LLCL* filter, (c) *LCCL* filter, (d) modified *LLCL* filter, and (e) modified *LCCL* filter.

According to international standards such as IEC61000-3-2 [11], HF harmonics are not allowed to be injected into the grid network due to interference with other sensitive loads connected to the grid, transformer or inductor saturation, and extra power losses. Therefore, the active rectifier should be coupled to the grid by a proper filter. The filter topology selection deals with a trade-off between size, cost, and the grid current quality.

A first-order filter gives the simplest solution [12]. In fact, it is the converter-side inductor without adding extra components. However, it requires a large inductance to reduce the current ripple in compliance with the grid codes. The large inductor is associated with a larger size, higher cost, larger voltage drop across the inductor, and sluggish system dynamic [12]. Therefore, the first-order filter is not suitable for applications above hundreds of kilowatts. To overcome the first-order filter drawbacks, high-order filters have been proposed. The idea is to use additional passive components but smaller in size together with satisfactory harmonic attenuation. The high-order *LCL* filter is widely used in grid-tied converters, shown in Fig. 1(b) [13]. The filter performance highly depends on an optimum design of the filter components. To this end, various design methods based on conceptual approach [14], analytical model [15], and parameter selection of the passive components [16] have been investigated. The trend in high-order filters continues to reduce the filter component size and ensuring high quality grid current. To this end, multiple parallel *LC* branches called Trap-filters are added to the conventional *LCL* filter and forms *LTCL* filter as shown in Fig. 2(a) [17], [18]. Trap-filters are targeted at the switching frequency and its multiples to attenuate the harmonics. This means that the conventional *LCL* filter needs smaller inductances and consequently smaller harmonic attenuation since Trap-filter has already eliminated the switching harmonics. However, resonance issues between parallel branches and a complex design procedure are the main drawbacks of *LTCL* filter. To reduce the complexity of *LTCL* filter, the filter capacitor of *LCL* filter is replaced with a series *LC* branch to create *LLCL* filter, shown in Fig. 2(b), which has an extra inductor compared to *LCL* filter [19]. Instead of adding the extra inductor to form *LLCL* filter, *LCCL* filter, shown in Fig. 2(c), is formed by replacing a parallel *LC* branch with the grid-side inductor of the *LCL* filter to only have an extra capacitor compared to *LCL* filter [20]. Although the *LLCL* and *LCCL* filters eliminate the switching frequency harmonics, the harmonic attenuation rate decreases from -60 dB/decade to -20 dB/decade in the HF band. To enhance *LCCL* filter harmonic attenuation rate, one more extra inductor is added in series with *LCCL* filter, shown in Fig. 2(e) [21]. Moreover, *LLCL* filter is modified by adding a capacitor in parallel with its *LC* branch to improve the harmonic attenuation rate at high frequencies, shown in Fig. 2(d) [22]–[24]. Efforts in the literature to reduce the size of *LCL* filter components end up with adding more passive components which lead to design complexity, resonance issues, and weakening the filter performance.

In this paper, a novel reconfigurable *LCL* filter is proposed to reduce the magnetic components by half with no extra passive components and ensuring satisfactory harmonic atten-

uation in a wide range of harmonic frequencies. The idea is based on the full utilization of the converter-side inductors and changing the filter structure in different operation modes. Firstly, the full utilization of the converter-side inductors needs a special pulse width modulation (PWM) technique called Discontinuous PWM (DPWM) [25]. In three-phase three-wire systems (3p3w), the sum of the phase currents is zero, so if two out of three phase currents are being controlled, the third phase current naturally forms from the controlled phases. This inherent feature of the 3p3w systems can be deployed by applying DPWM techniques to only have two active legs switching at high frequency and a leg which is clamped to either positive or negative DC bus, in each 60° interval over a line cycle. Therefore, there is one inductor which is not used to shape the current. Secondly, the filter should be reconfigured in each operation mode to place the unused inductor at the grid side to construct the *LCL* filter topology between the grid and the converter. The filter is reconfigured by using low-frequency (LF) bidirectional switches connected in series with filter capacitors, shown in Fig. 1(a). The bidirectional switches act at low frequency, two times the line frequency, and their power losses are negligible. A criticism may arise regarding the proposed topology that the magnetic component reduction is at the cost of adding more semiconductors and gate drivers. It should be noted that the magnetic components are made up of copper and magnetic materials which their prices are increasing. However, semiconductor technology is advancing which results in cheaper products. Moreover, all the bidirectional switches and required gate drivers can be integrated into a small module. Therefore, by considering the future progress in semiconductor technology, the proposed topology gives a promising solution to current quality issue of the grid-tied converters over the existing solutions.

The proposed topology was initially introduced in [1]. In this paper, the proposed topology is elaborated in detail together with other improvements and changes highlighted in the following:

- Expressing a detailed steady-state characteristic, frequency response, and loss analysis
- Improving the 3rd order harmonic injection and enhancing the grid current quality
- Providing design examples
- Verifying the proposed topology with extensive experimental results and comparison

Two topologies are considered for comparison with the proposed topology. They are the conventional 2-level topology with *LCL* filter, shown in Fig. 1(b), and T-type topology with *LCL* filter [26]–[28]. The former is a comparable candidate, and it is compared in detail with the proposed topology. However, the latter is not comparable due to differences in the principle of the operation, number of gate drivers, and the breakdown voltage of the bidirectional switches. Thus, the differences between the proposed topology and T-type topology are expressed in detail.

The paper is organized as the following. The operation modes of the proposed topology are explained by referring to its equivalent circuits. The components selection of the filter




Fig. 3. The switching scheme of the proposed topology.

is elaborated by investigating the steady-state characteristic and the frequency response of the proposed topology. Two case studies are designed which include both the conventional *LCL* filter and the proposed *LCL* filter. The case studies are tested and validated by a 1 kW, 208 V_{rms}-II (line-to-line)/60 Hz prototype. The experimental results show that the proposed topology achieves grid current quality as good as the conventional topology while it requires three less inductors.

II. PRINCIPLE OF OPERATION

A. Operation modes of the proposed topology

The proposed topology benefits from the inherent feature of the 3p3w systems, i.e. controlling three phase currents by only having two inductors at the converter side. The current under control could be the grid-side current or the converter-side current. The converter-side current is preferred and used in this paper since current sensors at the converter-side can be used for over current protection of the switches [14]. It should be noted that the sum of the converter-side currents is not zero at high frequencies due to connection of the filter star point to the middle point of DC bus. However, from the fundamental frequency point of view, the sum of the converter-side currents are almost zero, and it agrees with the 3p3w systems. This assumption is based on the total capacitor current (i_{ct}) which contains mainly HF current ripples. The assumption is proved in Appendix and later is supported by an experimental result.

To deploy the feature of the 3p3w systems to reduce magnetic components, there are two prerequisites, i.e., reconfigurable filter structure and DPWM. The reconfigurable filter structure is made up of bidirectional switches working at twice the line frequency. In practice, the bidirectional switches can be made by two IGBTs as back-to-back in series. According to Fig. 1(a), one end of the bidirectional switches is connected to the inductors and the other end is connected to the filter capacitors C_f . Like the conventional *LCL* filter, the damping resistors R_d are placed in series with the filter capacitor. The junction point of the damping resistors is connected to the middle point of DC bus. DPWM is applied to make two converter legs operate at high frequency and the third leg disable. Therefore, the line cycle is divided into six segments, each segment lasts for 60°. For instance, according to the

switching scheme of the proposed topology shown in Fig. 3, the phase voltage v_{GA} has the highest amplitude in Mode 1. Thus, the corresponding leg is disabled by turning $S_{A1} = \text{ON}$ and $S_{A2} = \text{OFF}$, and two other legs including S_{B1} and S_{C1} operate at high frequency to shape the respected phase currents. Two sets of equivalent circuits are shown in Fig. 4 and Fig. 5. The equivalent circuits in Fig. 4 show how bidirectional switches form different filter structures in each mode and how the main switches turn to HF or disable modes. Taking Mode 1 in Fig. 4 as an example, S_{FA} is OFF, S_{FB} and S_{FC} couple filter capacitors C_f to the grid-side points of L_{IB} and L_{IC} , respectively. The transition from Mode 1 to Mode 2 is done by making Leg A operate at high frequency and disabling the switches of Leg C. Moreover, the filter is reconfigured by turning $S_{FA} = \text{ON}$ and $S_{FC} = \text{OFF}$. Therefore, the new *LCL* filter is formed in Mode 2. According to the simplified equivalent circuits shown in Fig. 5, *LCL* filter is constructed between the grid and the converter in all the operation modes by only three inductors. Therefore, the role of the inductors changes from the grid-side inductor to the converter-side inductor or vice versa in different modes. For instance, L_{IB} and L_{IC} are the converter-side inductors and L_{IA} is the grid-side inductor in Mode 1. However, L_{IA} acts as the converter-side inductor and L_{IC} acts as the grid-side inductor in Mode 2.

B. PWM and 3rd order harmonic injection

The novelty of the proposed topology is to fully utilize the magnetic components which leads to overall magnetic components reduction. Full utilization of the magnetic components requires a special PWM technique which is called DPWM. According to the switching scheme in Fig. 3, the PWM signals of the main switches are discontinuous which means the PWM signals are either zero or one in some operation modes during a line cycle. To investigate the 3rd order harmonic injection in the conventional topology and the proposed topology, two general equivalent circuits are shown in Fig. 6 and Fig. 7, respectively, in which the grid-side inductor is ignored due to its low voltage drop. According to the general equivalent circuit of the conventional topology shown in Fig. 6, the DPWM can be generated by applying space vector PWM




Fig. 4. Equivalent circuits of the proposed topology.




Fig. 5. Simplified equivalent circuits of the proposed topology.




Fig. 6. (a) General equivalent circuit of the conventional topology (b) key waveforms of the equivalent circuit.

(SVPWM) which injects a 3rd order harmonic to v_{N0} and v_{a0} . The voltages v_{N0} and v_{a0} contain the same 3rd order harmonic in magnitude but 180° shifted in phase. As a result, when they add up, the reference voltage v_{aN_ref} is generated, and its 3rd order harmonic is canceled. Moreover, there is HF voltage (v_{HF}) between N and N' in the conventional topology as shown in Fig. 6(a). The assumption of v_{HF} is ensured by the way the converter is controlled and later is supported by an experimental result. This voltage has a small amplitude, so the capacitor voltage $v_{a'N}$ is almost sinusoidal. However, the capacitor voltage $v_{a'N}$ is not sinusoidal in the proposed topology. According to the general equivalent circuit of the proposed topology shown in Fig. 7(a), the connection between N and 0 is shorted. Therefore, the 3rd order harmonic is injected between N and N' , and the capacitor voltage $v_{a'N}$ is made up of the grid voltage and the 3rd order harmonic. As a result, the capacitor voltage has sharp transitions, as shown in Fig. 7, which leads to spikes and ringing on the grid current. A possible solution to damp the ringing and spikes on the grid current is to increase R_d ; however, it increases the power loss. Therefore, DPWM used for the conventional topology is not viable for the proposed topology. An effective solution is called modified DPWM (MDPWM) in which the 3rd order harmonic is modified as shown in Fig. 7(b) [29]. The 3rd order harmonic injected by MDPWM has a soft transition in the interval of $\Delta\theta$. During $\Delta\theta$, three converter legs operate at high frequency, all the bidirectional switches are ON, and the filter structure changes from LCL to LC . Therefore, a large $\Delta\theta$ increases switching loss, conduction loss in the bidirectional switches, and degrades the filter performance.

III. STEADY-STATE CHARACTERISTIC

A. Converter-side inductor current ripple

To derive the steady-state characteristic of the proposed topology, the leg A in Mode 2 is considered and shown in




Fig. 7. (a) General equivalent circuit of the proposed topology (b) key waveforms of the equivalent circuit.




Fig. 8. A switching cell of the proposed topology in Mode 2.

Fig. 8. In this mode, S_{A1} is acting at high frequency, L_{IA} is the converter-side inductor, and the voltage drop on grid-side inductor L_{IC} is negligible. The inductor voltage v_{LIA} can be found as follows:

$$\begin{aligned} S_{A2} \text{ is ON: } v_{L_{IA}} &= v_{ac} \\ S_{A2} \text{ is OFF: } v_{L_{IA}} &= v_{ac} - V_{DC}, \end{aligned} \quad (1)$$

where v_{ac} is the line-to-line AC voltage, and V_{DC} is the large signal output DC bus voltage. By applying the volt-second balance rule to the inductor voltage v_{LIA} during a switching cycle, the duty ratio is found as

$$D(t) = 1 - \frac{v_{ac}(t)}{V_{DC}}. \quad (2)$$

By using (2), the current ripple in Mode 2 is expressed as

$$\Delta i_{IA}(t) = \frac{v_{ac}(t)(V_{DC} - v_{ac}(t))}{2L_{IA}f_{sw}V_{DC}}, \quad (3)$$

where f_{sw} is switching frequency. Similarly, the current ripple in other modes can be derived. The detailed derivations of (2) and (3) are explained in Appendix.

The time-varying current ripple of L_{IA} for the parameters listed in Table I is shown in Fig. 9. To plot Fig. 9, $\Delta i_{IA}(t)$ in all modes is required. Therefore, $\Delta i_{IA}(t)$ in (3) is used for

Mode 2, and $\Delta i_{IA}(t)$ for other modes can be derived similar to (3). Moreover, it is assumed that Δi_{IA} is zero in Mode 1 and Mode 4 in which L_{IA} acts as the grid-side inductor.

TABLE I
PARAMETERS OF CASE STUDY I

Parameters	Conventional topology	Proposed topology
L_I	5.8 mH	5.8 mH
L_G	3 mH	N/A
ΔI_{max}	0.33 A (12%)	0.33 A (12%)
$\Delta\theta$	20°	20°
f_{res}	2.5 kHz	1.8 kHz
f_{sw}	25 kHz	25 kHz
R_d	10 Ω	10 Ω
R_p	500 k Ω	500 k Ω
r	0.517	N/A
Harmonic attenuation	2.2%	1.1%

B. Converter-side Inductor selection

The inductor value should limit the maximum inductor current ripple Δi_{IA} to a certain value. So, the maximum inductor current ripple $\Delta i_{IA,max}$ is obtained by applying (4) to (3). Finally, the inductor value is selected as follows:

$$\frac{d(\Delta i_{IA}(t))}{dt} = 0 \quad (4)$$

$$\Delta i_{IA,max} = \frac{V_{DC}}{8L_{IA}f_{sw}} \quad (5)$$

$$L_{IA} \geq \frac{V_{DC}}{8\Delta i_{IA,max}f_{sw}}. \quad (6)$$

The detailed derivation of (5) is explained in Appendix.

C. Filter capacitor selection

If the current controller is applied to the converter-side inductor current, the reactive power generated by the filter capacitor decreases the power factor. Therefore, C_f should be limited to 5% of the base capacitance [14]. The base capacitance is expressed as

$$C_b = \frac{1}{\omega Z_b}, \quad (7)$$

where ω is the angular line frequency, and Z_b is the base impedance and is defined based on the rated power (P_{in}) as the following

$$Z_b = \frac{V_{rms,ll}^2}{P_{in}}. \quad (8)$$

D. Damping resistor selection

At the resonant frequency, the magnitude of the filter transmittance is infinity which leads to harmonic amplification at the resonant frequency and controller instability. Therefore, the resonant peak should be limited by placing a damping resistor R_d in series with the filter capacitor C_f . The value of R_d can be obtained as one-third of the filter capacitor C_f impedance at the resonant frequency [14], [30]

$$R_d = \frac{1}{3\omega_{res}C_f}. \quad (9)$$




Fig. 9. Time varying current ripple Δi_{IA} .




Fig. 10. Grid current THD versus different values of $\Delta\theta$: (a) Case I, (b) Case II.

E. $\Delta\theta$ selection

In the proposed topology, C_f current is susceptible to sharp transients caused by the 3rd order harmonic as shown in Fig. 7. Therefore, to avoid spikes on C_f current, MDPWM method is used in which the 3rd order harmonic has soft transients in the interval of $\Delta\theta$. The parameter $\Delta\theta$ is selected to achieve the lowest grid current THD. Therefore, a simulation is conducted for the parameters in Table I and Table III to determine the optimum value of $\Delta\theta$ as shown in Fig. 10. According to that, the optimum value of $\Delta\theta$ is 20°.

F. Voltage buffer

During each operation mode, one of the capacitors is disconnected. However, disconnected C_f needs a voltage buffer to avoid current spikes when it is reconnected in the following operation modes. The voltage buffer is realized by a simple resistor R_p across the LF switches, shown in Fig. 1(a). The value of R_p is determined based on the following two requirements, transition spikes on the grid current and power loss in R_p . In the target system, the best optimized value of R_p will be around 500 k Ω .

IV. FREQUENCY RESPONSE ANALYSIS

A. Conventional LCL filter

To derive the frequency response of the conventional *LCL* filter, a single-phase equivalent circuit of the *LCL* filter, shown in Fig. 11, is considered. The source of harmonics is modeled by a voltage source v_s containing harmonics at the switching frequency and its multiples. By neglecting v_G at high frequencies, the trans-admittance of the conventional filter is defined as

$$Y_{Conv1}(s) = \frac{i_g(s)}{v_s(s)} = \frac{R_d C_f s + 1}{L_T L_I C_f s^3 + (L_I + L_T) R_d C_f s^2 + (L_I + L_T) s}. \quad (10)$$

where $L_T = L_G + L_{line}$.

Moreover, the relationship between i_i and v_s is derived as

$$Y_{Conv2}(s) = \frac{i_i(s)}{v_s(s)} = \frac{L_T C_f s^2 + R_d C_f s + 1}{L_I L_T C_f s^3 + (L_I + L_T) R_d C_f s^2 + (L_I + L_T) s}. \quad (11)$$

The harmonic attenuation rate between i_g and i_i is derived by combining (10) and (11) and expressed as

$$\frac{i_g(s)}{i_i(s)} = \frac{Y_{Conv1}(s)}{Y_{Conv2}(s)}. \quad (12)$$

In the conventional filter design, the filter capacitor is selected according to section III. C, R_d is selected according to section III. D, and the converter-side inductor L_I is determined to satisfy the current ripple requirement. Finally, the grid-side inductor L_G is determined to achieve desired harmonic attenuation. To this end, according to Fig. 13, the magnitude of (12) at the switching frequency is calculated as a function of r , i.e. the ratio of the total grid-side inductor (L_T) to the converter-side inductor. Then, based on the desired harmonic attenuation, the index r is determined, and L_T is obtained by

$$r = \frac{L_T}{L_I}. \quad (13)$$

By estimating the line impedance and having L_T , L_G is obtained. Line impedance is estimated based on the grid stiffness which is defined by the short circuit ratio (SCR). A weak grid SCR is in the range of $2 \leq \text{SCR} \leq 3$, and a strong grid has $\text{SCR} > 3$. By knowing SCR of the grid, the line impedance can be estimated [31].

By putting $R_d = 0$ in (10), the resonant frequency of the conventional filter can be obtained as

$$f_{res_conv} = \frac{1}{2\pi} \sqrt{\frac{L_I + L_G}{L_I L_G C_f}}. \quad (14)$$

B. Reconfigurable LCL filter

The frequency response of the reconfigurable *LCL* filter is derived by considering one of the equivalent circuits in Fig. 5. For instance, the HF equivalent circuit of Mode 2 is considered and shown in Fig. 12 in which v_G is neglected at the switching frequency, and switching actions are replaced




Fig. 11. Single-phase equivalent circuit of the conventional *LCL* filter.




Fig. 12. HF equivalent circuit of the proposed topology in Mode 2.

with the source of harmonics v_{sa} and v_{sb} . Moreover, the line impedances are included in Fig. 12. Since the equivalent circuit in Fig. 12 cannot be simplified into a single-phase equivalent circuit, the superposition principle is used to derive the frequency response of the reconfigurable filter. By applying the superposition principle, two admittances are defined as

$$Y_{i_{gc}-v_{sa}}(s) = \left. \frac{i_{gc}(s)}{v_{sa}(s)} \right|_{v_{sb}=0}, \quad Y_{i_{gc}-v_{sb}}(s) = \left. \frac{i_{gc}(s)}{v_{sb}(s)} \right|_{v_{sa}=0} \quad (15)$$

$$Y_{i_{gc}-v_{sa}}(s) = \frac{Z_2(Z_T Z_3 - Z_g Z_3 - Z_1 Z_2)}{(Z_g Z_3 + Z_1 Z_2)(Z_T Z_3 + Z_g Z_3 + Z_1 Z_2)}. \quad (16)$$

where

$$Z_1 = L_I s, Z_g = L_{line} s, Z_2 = \frac{1}{C_f s} + R_d, Z_3 = Z_1 + Z_2$$

$$Z_T = \frac{(Z_1 + Z_g)(Z_1 Z_2 + Z_g(Z_1 + Z_2))}{(Z_1 + Z_g)(Z_1 + Z_2) + Z_g(Z_1 + Z_2) + Z_1 Z_2}. \quad (17)$$

Due to symmetry in HF equivalent circuit in Fig. 12, it is also deduced that

$$Y_{i_{gc}-v_{sa}}(s) = Y_{i_{gc}-v_{sb}}(s). \quad (18)$$

Finally, the complete response of i_{gc} to v_{sa} and v_{sb} is

$$i_{gc}(s) = Y_{i_{gc}-v_{sa}}(s) v_{sa}(s) + Y_{i_{gc}-v_{sb}}(s) v_{sb}(s). \quad (19)$$

By assuming

$$\begin{bmatrix} v_{sa}(s) \\ v_{sb}(s) \\ v_{sc}(s) \end{bmatrix} = \begin{bmatrix} 1 \\ e^{-\frac{2}{3}\pi j} \\ e^{\frac{2}{3}\pi j} \end{bmatrix} v_{sa}(s), \quad (20)$$

the trans-admittance of the reconfigurable filter is

$$Y_{Recon1}(s) = \frac{i_{gc}(s)}{v_{sa}(s)} = Y_{i_{gc}-v_{sa}}(s) + Y_{i_{gc}-v_{sb}}(s) e^{-\frac{2}{3}\pi j}. \quad (21)$$




Fig. 13. Harmonic attenuation at the switching frequency as the function of r .

Moreover, similar to Y_{Recon1} , the relationship between i_{ia} and v_{sa} is derived as

$$Y_{Recon2}(s) = \frac{i_{ia}(s)}{v_{sa}(s)} = Y_{i_{ia}-v_{sa}}(s) + Y_{i_{ia}-v_{sb}}(s)e^{-\frac{2}{3}\pi j}. \quad (22)$$

where

$$Y_{i_{ia}-v_{sa}}(s) = \frac{Z_g + Z_T + Z_2}{Z_2(Z_g + Z_T + Z_1) + Z_1(Z_g + Z_T)}, \quad (23)$$

$$Y_{i_{ia}-v_{sb}}(s) = \frac{-Z_2^2(Z_1 + Z_g)(Z_g + Z_T + Z_2)}{(Z_3Z_1 + Z_4)(Z_g + Z_T + Z_2)(Z_3Z_T + Z_4)},$$

$$Z_4 = Z_3Z_g + Z_1Z_2.$$

By combing (21) and (22), the relationship between i_{gc} and i_{ia} is found as

$$\frac{i_{gc}(s)}{i_{ia}(s)} = \frac{Y_{Recon1}(s)}{Y_{Recon2}(s)}. \quad (24)$$

By putting $R_d = 0$ in (21), the resonant frequency of the reconfigurable filter can be obtained as

$$f_{res_Recon} = \frac{1}{2\pi} \sqrt{\frac{3}{2L_I C_f}}. \quad (25)$$

C. Frequency response comparison and evaluation

Firstly, the harmonic attenuation and the frequency response of the conventional filter and the reconfigurable filter are compared for the parameters listed in Table I and assuming zero line impedance. The harmonic attenuation result is shown in Fig. 13. According to Fig. 13, the harmonic attenuation of the conventional filter varies by r . However, the harmonic attenuation of the reconfigurable filter is fixed since there is no grid-side inductor. It can be interpreted that the reconfigurable filter design has fewer degrees of freedom compared to the conventional one, but it should be noted that the intersection of the harmonic attenuations in Fig. 13 happens at $r = 1$. It means that the reconfigurable filter gives the same harmonic attenuation at the switching frequency as if the conventional one is used with $L_G = L_I$. The frequency responses of the conventional filter described in (10) and the reconfigurable




Fig. 14. Frequency responses of the conventional *LCL* filter and the reconfigurable filter.




Fig. 15. Frequency responses evaluation of the reconfigurable filter with the presence of the line impedance.

filter described in (21) are shown in Fig. 14 with the parameters listed in Table I. The frequency response magnitude of the reconfigurable filter is lower than the conventional one in a wide range of frequencies which shows the superior filtering performance of the reconfigurable filter. Secondly, the frequency response of the reconfigurable filter is evaluated in the presence of a line impedance. To this end, (21) is plotted for the parameters in Table I and $L_{line} = 1$ mH. The result in Fig. 15 shows that the presence of the line impedance improves the filtering performance slightly since the magnitude of (21) reduces.

V. DESIGN AND IMPLEMENTATION

To verify the proposed PFC topology two case studies are designed to evaluate the system in different working conditions. The experimental setup specifications are listed in Table II. In each case study, both the conventional topology and the proposed topology are included and compared.

A. Selection of the filter components

The first step is to determine the converter-side inductor. Both the conventional and the proposed topologies have the same method to determine the converter-side inductor. Referring to the steady-state characteristics and using (6), the

TABLE II
EXPERIMENTAL SETUP SPECIFICATION

Parameters	Value
Grid voltage	208 Vrms-II
Grid frequency	60 Hz
Power	1 kW
Resistive load	150 Ω
V_{DC}	390 V

converter-side inductor can be obtained. In Case I and Case II, 12% and 23% current ripple are considered, respectively. The resultant L_I in Case I and Case II is mentioned in Table I and Table III, respectively.

In both case studies, the filter capacitor is selected according to Section III. C to limit C_f to less than 5% of the base capacitance. The resultant C_f is 3 μ F. Considering the capacitor tolerance and available standard capacitors, C_f is selected to be 2.2 μ F which corresponds to 3.6% of the base capacitance. Moreover, the damping resistor is selected by (9). Regarding the conventional topology, there is one more step, i.e. grid-side inductor selection. In Case I and Case II, 2.2% and 20% harmonic attenuations are considered, respectively, and the resultant r and L_G are mentioned in Table I and Table III. Finally, the resonant frequencies are evaluated and mentioned in Table I and Table III to make sure they do not conflict with the switching frequency. All the designed parameters are listed in Table I and Table III.

TABLE III
PARAMETERS OF CASE STUDY II

Parameters	Conventional topology	Proposed topology
L_I	3 mH	3 mH
L_G	0.347 mH	N/A
ΔI_{max}	0.647 A (23%)	0.647 A (23%)
$\Delta\theta$	20°	20°
f_{res}	6.35 kHz	2.5 kHz
f_{sw}	25 kHz	25 kHz
R_d	10 Ω	10 Ω
R_p	500 k Ω	500 k Ω
r	0.113	N/A
Harmonic attenuation	20%	3.7%

B. Loss analysis

A loss analysis is conducted to determine loss contribution of the proposed topology compared to the conventional topology. The dominant power losses are broken down to switching cell loss, magnetic loss, and filter loss.

• Switching cell loss

A switching cell loss includes conduction loss and switching loss which are calculated for a switching cell over half a line cycle. Given Fig. 8 which shows a switching cell in Mode 2, the conduction loss is contributed by the conduction loss of the main switch S_{A2} and the reverse channel of S_{A1} which are expressed as the following, respectively:

$$P_{cond_s} = f_{grid} \sum_{n=1}^{208} 0.11(id(n) - 1)id(n)D(n) \quad (26)$$

$$P_{cond_rs} = f_{grid} \sum_{n=1}^{208} 0.1id^2(n)(1 - D(n)), \quad (27)$$

where f_{grid} is the grid frequency, id is the switch current, D is the duty cycle, and n is the sample number. Moreover, the turn ON and turn OFF switching losses are found as the following, respectively:

$$P_{ON} = f_{grid} \sum_{n=1}^{208} (24.375 + 3.65id_{on}(n)) \times 10^{-6} f_{sw} \quad (28)$$

$$P_{OFF} = f_{grid} \sum_{n=1}^{208} 14.625 \times 10^{-6} f_{sw}, \quad (29)$$

where id_{on} is the switch current at the turn ON moment which is equal to $id - \Delta i$. Thus, the total switching cell loss is

$$P_{ts} = 6(P_{cond_s} + P_{cond_rs} + P_{ON} + P_{OFF}). \quad (30)$$

• Magnetic loss

The magnetic loss consists of copper loss and core loss which are expressed by the following, respectively:

$$P_{copper} = R_{DC} I_{rms}^2 \quad (31)$$

$$P_{core} = 6.5 f_{sw}^{1.51} B_{ac}^{1.74} Wt, \quad (32)$$

where R_{DC} is the DC resistance of inductor winding, I_{rms} is the RMS value of the fundamental current component, B_{ac} is the flux density, and Wt is the core weight. In the conventional topology, the core loss of the grid-side inductors is ignored since the current ripple in the grid current is very small. Thus, the total magnetic loss in the proposed and conventional topologies are, respectively,

$$P_{tm,proposed} = 3(P_{copper} + P_{core}) \quad (33)$$

$$P_{tm,conv} = \underbrace{3(P_{copper} + P_{core})}_{\text{converter side}} + \underbrace{3(P_{copper})}_{\text{grid side}}. \quad (34)$$


• Filter loss

Filter loss is caused by damping resistor loss and conduction loss of the bidirectional switches, in the case of the proposed topology. A simulation is conducted to determine harmonic content of C_f current in Case I and II for both the proposed topology and the conventional topology, as shown in Fig. 17. The simulation parameters are listed in Table I and Table III, and the simulation step time is 1 μ s. The filter loss in the conventional and the proposed topologies are described by the following, respectively:

$$P_{filter,conv} = R_d \sum_{m=1}^{600} i_c(m)^2 \quad (35)$$

$$P_{filter,proposed} = (R_d + R_{on}) \sum_{m=1}^{600} i_c(m)^2, \quad (36)$$

where m is the harmonic order and R_{on} is ON resistance of the bidirectional switches. Regarding to the proposed

Fig. 16. Detailed equivalent circuit of Mode 1 including R_p .

topology, R_p loss is not included in the total filter loss and assumed to be zero. To justify this assumption, R_p loss is evaluated by a detailed equivalent circuit of Mode 1, shown in Fig. 16, in which R_p is in series with C_f . At the fundamental frequency, the highlighted loop in Fig. 16 is considered in which C_f impedance is negligible compared to $R_p = 500 \text{ k}\Omega$. Therefore, the voltage across R_p is $v_{GAB} = 208 \text{ V}$. It leads to 86 mW power loss in R_p which is negligible and is not included in the total power loss.

According to the loss analysis, shown in Fig. 18, the magnetic loss is lower in the proposed topology for both cases due to the magnetic components reduction. However, the filter loss is higher in the proposed topology for both cases compared to the conventional topology. The higher filter loss in the proposed topology has two reasons. Firstly, there are low order harmonics in C_f current, shown in Fig. 17(a) and (b), which are multiples of the 3rd order harmonic. The presence of the 3rd order harmonic in C_f voltage is elaborated in section II. B. Secondly, the switching frequency harmonic in C_f current is higher in the proposed topology compared to the conventional topology. It is due to the fact that the proposed topology has higher harmonic attenuation rate as explained in section IV. B. Moreover, the conduction loss in the bidirectional switches induced by R_{on} is negligible.

C. Controller design and modelling

A dual-loop linear controller, shown in Fig. 19, is applied to the proposed topology. The outer loop aims to regulate output DC bus voltage, and the inner loop controls the converter-side inductor currents. To design the PI controllers and to conduct stability analysis, small-signal models of the inner loop and the outer loop are derived and shown in Fig. 20.

The first step is to design the inner-loop controller. To this end, the state-space equation of the proposed topology is derived according to the general equivalent circuit in Fig. 7(a), and it is expressed as

$$\overrightarrow{v_{aN}} = -L_I \frac{d\overrightarrow{i_I}}{dt} - R_L \overrightarrow{i_I} + \overrightarrow{v_{a'N}}, \quad (37)$$

where R_L is series resistance of the converter-side inductor. Afterwards, the inner-loop plant transfer function ($T_{\text{plant},i}$) is found by converting (37) to dq domain and adding decoupling terms as described in the following, respectively:

$$\begin{cases} v_{aN-d} = -L_I \frac{di_{I-d}}{dt} + \omega L_I i_{I-q} - R_L i_{I-d} + v_{a'N-d} \\ v_{aN-q} = -L_I \frac{di_{I-q}}{dt} - \omega L_I i_{I-d} - R_L i_{I-q} + v_{a'N-q}, \end{cases} \quad (38)$$



Fig. 17. Harmonic content of C_f current in the proposed topology and the conventional topology: (a) Case I, (b) Case II.

Fig. 18. Loss analysis: (a) Case I, (b) Case II.

$$\begin{cases} v_{aN-d,dec} = -L_I \frac{di_{I-d}}{dt} - R_L i_{I-d} \\ v_{aN-q,dec} = -L_I \frac{di_{I-q}}{dt} - R_L i_{I-q}. \end{cases} \quad (39)$$

The inner-loop plant transfer function along with other transfer functions are shown in Fig. 20(a), in which T_s is the sampling time and $f_{c,i}$ is 25 kHz. Moreover, the outer-loop plant transfer function ($T_{\text{plant},v}$) is shown in Fig. 20(b) in which R_o is the resistive load and $f_{c,o}$ is 1 kHz. Finally, PI controllers of both the inner loop and outer loop are designed to guarantee a stable operation. The controller parameters are listed in Table IV.

TABLE IV
CONTROLLER DESIGN PARAMETERS

	Inner loop		Outer loop
	Case I	Case II	Case I and II
K_p	50 V/A	30 V/A	0.1 A/V
K_i	200 V/A/s	180 V/A/s	0.3 A/V/s
Phase Margin	69°	66.3°	93°
Gain Margin	26.5 dB	25.2 dB	61.7 dB
Band Width	1.93 kHz	2.4 kHz	13 Hz




Fig. 19. Control block diagram of the proposed topology.




Fig. 20. (a) Small-signal block diagram of the inner loop, (b) small-signal block diagram of the outer loop.




Fig. 21. Converter-side current harmonic comparison in Case I.

Since the converter-side current is under control, its current harmonic content is investigated to determine if LF switching of bidirectional switches create any extra LF harmonic. The simulation is conducted for the parameters in Table I with step time of $1 \mu s$. According to the result shown in Fig. 21, LF switching of bidirectional switches does not create any significant LF harmonics compared to the conventional topology.

VI. EXPERIMENTAL VERIFICATION

The proposed topology is tested by an experimental prototype shown in Fig. 22. The base prototype is a two-level voltage source converter with the conventional filter. Moreover, the reconfigurable filter is also built and integrated into the system. So, it is possible to test both topologies and make a comparison. To verify the proposed topology and make a comparison with the conventional topology, two case studies are selected and designed in section V. The prototype is tested for 1 kW, 208 Vrms-II (line-to-line)/60 Hz input, and 390 V output. The switching frequency and the sampling





Fig. 22. Experimental setup: (a) Conventional topology, (b) Proposed topology.


frequency are 25 kHz. The controller scheme is implemented in TI TMS320F28379D microcontroller. The same control scheme and the same switching frequency are also applied to the conventional topology to make a fair comparison. The experimental results are shown in Figs. 23-42 and Table V.

A. Case study I

The proposed topology is tested for the parameters of Case I listed in Table I. The switching scheme of phase A in the proposed topology is explored in Fig. 23(a). It shows that in Modes 1 and 4, phase A is disabled by turning S_{A1} and S_{A2} on or OFF. Moreover, the filter gate signal S_{FA} turns OFF in




(a)




(b)

Fig. 23. Case I, switching scheme: (a) the proposed topology, (b) the conventional topology.



(a)



(b)

Fig. 26. Case I, the proposed topology: (a) grid current, (b) converter-side current.






Fig. 24. Case I, the proposed topology: grid voltage.



(a)



(b)

Fig. 27. Case I, the conventional topology: (a) grid current, (b) converter-side current.




Fig. 25. Case I, the proposed topology: grid current with DPWM.

Modes 1 and 4 to change the role of L_{IA} from converter-side inductor to the grid-side inductor. In Modes 2, 3, 5, and 6, phase A operates at high frequency, and the filter gate signal S_{FA} turns ON to change the position of L_{IA} from the grid side to the converter side. The conventional topology has the same

switching scheme, shown in Fig. 23(b), with a fixed LCL filter structure. The grid voltage is shown in Fig. 24.

Firstly, the proposed topology is tested with DPWM, and the resultant grid current is shown in Fig. 25. It shows that DPWM leads to spikes and ringing on the grid current. Secondly, the proposed topology is tested with MDPWM, and the grid cur-




Fig. 28. Case I, the harmonic comparison.




Fig. 29. Case I, the proposed topology: effect of the line impedance on the grid currents and the grid voltage.

rent and the converter-side current are shown in Fig. 26(a) and Fig. 26(b), respectively. Moreover, the same test is conducted for the conventional topology and the results are shown in Fig. 27. The mean current THD is 2.7% for the proposed and the conventional topologies. It proves that the proposed topology achieves current quality as good as the conventional topology. Furthermore, the grid current harmonics of both topologies are compared with IEC61000-3-2 standard in Fig. 28. The comparison shows that the proposed topology meets the standard in all the harmonics with a great margin. The system efficiency is 98.293% and 98.318% for the proposed and conventional topologies, respectively. The power factor is 0.99 for both topologies which shows that the reactive power is suppressed to almost zero. The presence of the line impedance was shown to improve the filtering performance slightly according to Section IV. C. To verify the theoretical finding, the proposed topology is tested with the parameters in Table I along with adding $L_{\text{line}} = 1 \text{ mH}$. The grid currents and Phase B grid voltage are shown in Fig. 29. The mean current THD reaches 2.5% which shows the current THD improvement by 0.2 % compared to the similar case with $L_{\text{line}} = 0$. Moreover, the dynamic responses of the conventional and proposed topologies are investigated in Fig. 30 and Fig. 31, respectively, under a step change in the load. To this end, the load changes from 195Ω to 126Ω which corresponds to an increase in grid current from 2.16 A to 3.33 A. The results in Fig. 30 and Fig. 31 show that the proposed and the conventional topologies with the settling time of 26 ms have almost the same dynamic response.

Two assumptions were made in Sections II. A and II. B which are supported with experimental results in this section.




Fig. 30. Case I, the conventional topology: dynamic response.




Fig. 31. Case I, the proposed topology: dynamic response.

In Section II. A, it is assumed that sum of the converter-side currents are zero at the fundamental frequency since i_{ct} contains only HF current ripples. The assumption is supported by measured i_{ct} in Fig. 32 which shows i_{ct} is mainly composed of HF current ripples. In Section II. B, the general equivalent circuits were derived for the conventional topology and the proposed topology in Fig. 6 and Fig. 7, respectively. In Fig. 6, $v_{NN'}$ is assumed to be HF voltage with a small amplitude. The assumption is according to the measured $v_{NN'}$ in Fig. 33 which shows that $v_{NN'}$ is HF voltage with a small amplitude. Moreover, in Fig. 7, it is assumed that $v_{NN'}$ contains the 3rd order harmonic. The assumption is according to the measured




Fig. 32. Case I, the proposed topology: i_{ct} .




Fig. 33. Case I, the conventional topology: $v_{NN'}$.





Fig. 34. Case I, the proposed topology: $v_{NN'}$.


$v_{NN'}$ in Fig. 34 which shows that $v_{NN'}$ is composed of the 3rd order harmonic.

B. Case study II

In this case study, the converter-side current ripple is increased which means a smaller converter-side inductor is selected. Moreover, the harmonic attenuation of the conventional topology is decreased to see the effect of the grid-side inductor on the current quality. The grid current and the converter-side current are shown in Fig. 35 and Fig. 36 relating to the proposed and conventional topologies, respectively. In this test, 4.253% and 4.53% are the mean current THD of the proposed and conventional topologies, respectively. In Case II, the proposed topology achieves better current quality compared to the conventional topology. The grid current harmonics of both topologies are compared with the IEC61000-3-2 standard in Fig. 37. The comparison proves that the proposed topology has a good compliance with the standard. The system efficiency in Case II is 98.18% and 98.553% for the proposed




(a)




(b)

Fig. 35. Case II, the proposed topology: (a) grid current, (b) converter-side current.



(a)



(b)

Fig. 36. Case II, the conventional topology: (a) grid current, (b) converter-side current.

and conventional topologies, respectively, according to Table V. Comparing to Case I, the proposed topology achieves slightly lower efficiency in Case II. The lower efficiency is expected according to the loss comparison in Fig. 18 which was discussed in detail in Section V. B. However, it shows the drawback of the proposed topology which decreases the system efficiency in all the cases.




Fig. 37. Case II, the harmonic comparison.

TABLE V
COMPARISON RESULTS BETWEEN THE PROPOSED TOPOLOGY AND THE CONVENTIONAL TOPOLOGY

	Case I Conventional topology	Case I Proposed topology	Case II Conventional topology	Case II Proposed topology
Mean Current THD	2.7%	2.7%	4.532%	4.253%
Efficiency	98.318%	98.293%	98.553%	98.18%

C. Unbalanced and non-ideal grid voltage

The proposed topology is further validated under the unbalanced and non-ideal grid voltage for the parameters in Table I. The unbalanced grid phase voltages are $v_{GA}=120$ V, $v_{GB}=132$ V, and $v_{GC}=108$ V, as shown in Fig. 38. Therefore, v_{GB} and v_{GC} are changed by 10 % of the fundamental grid voltage harmonic. The resultant grid currents are shown in Fig. 39. The mean current THD in this case is 4 % which meets the standard. Moreover, the proposed topology is verified under a non-ideal grid voltage by adding the 5th harmonic to the grid voltage with the magnitude of 5% of the fundamental grid voltage harmonic, as shown in Fig. 40. In this test, the proposed topology leads to a satisfactory grid current quality, shown in Fig. 41, with the mean current THD of 4 %.

D. Proposed topology Vs. T-type topology

The proposed topology is compared with the conventional topology in different cases in Sections VI. A and VI. B. However, it may sound that the comparison is not fair or sufficient to prove the advantages of the proposed topology. The concern is raised since the proposed topology has more active switches compared to the conventional topology. Another candidate which may seem comparable at first glance is T-type topology [26]–[28] since it has the same number of active switches as the proposed topology. However, by scrutinizing the principle of operation of the topologies, there are profound differences which make them incomparable. A few differences are explained in the following.

- T-type topology is a 3-level converter while the proposed topology is a 2-level converter. In T-type topology, the split capacitors are essential to create three voltage levels by connecting the star point of the bidirectional switches to the middle point of DC bus. However, in the proposed




Fig. 38. Unbalanced grid voltage: $v_{GA}=120$ V, $v_{GB}=132$ V, and $v_{GC}=108$ V.




Fig. 39. Grid currents of the proposed topology under the unbalanced grid voltage.




Fig. 40. Grid voltage containing the 5th harmonic with the magnitude of 5 % of the fundamental harmonic.




Fig. 41. Grid currents of the proposed topology under the grid voltage containing the 5th order harmonic.

topology, the split capacitors are not essential, and the star point of the bidirectional switches can be connected to either positive DC bus, negative DC bus, or the middle point of DC bus. In fact, the middle point of DC bus is not




Fig. 42. Switch voltages and current of the proposed topology.

used to create a voltage level in the proposed topology. The 2-level operation of the proposed topology is evident from S_{AI} voltage which is shown in Fig. 42.

- The purpose of T-type topology is to reduce the current ripple, and it cannot eliminate the grid-side inductors. However, the purpose of the proposed topology is to eliminate the grid-side inductors. Moreover, the proposed topology can also be used in T-type topology to eliminate the grid-side inductors.
- In T-type topology, each bidirectional switch needs two gate drivers if the common-emitter bidirectional switch configuration is used [32]; however, in the proposed topology, each bidirectional switch needs one gate driver. Moreover, the bidirectional switches in T-type topology act at high frequency while the bidirectional switches in the proposed topology act at two times the line frequency. Thus, they need different type and number of gate drivers and different type of bidirectional switches, i.e. fast and slow switches.
- The most important difference is the breakdown voltage of the bidirectional switches. In T-type topology, the breakdown voltage of the bidirectional switches is half of DC bus voltage. However, in the proposed topology, the breakdown voltage of the bidirectional switches is less than 25 V according to S_{FA} voltage which is shown in Fig. 42 along with S_{FA} current (i_{ca}).

As a result, due to the differences in the principle of operation, number of gate drivers, and breakdown voltage of the bidirectional switches, it is hard to draw a fair comparison between T-type topology and the proposed topology.

VII. CONCLUSION

The paper presented a three-phase PFC with the reconfigurable filter. The reconfigurable filter changes the structure of the filter in each operation mode to fully utilize the magnetic components. To this end, three low-frequency bidirectional switches are applied which act at two times the line frequency. The specific feature of the proposed topology is to achieve a satisfactory grid-current quality with only three inductors while the same objective is met by the conventional topology with six inductors. The proposed topology is analyzed in detail in terms of equivalent circuits, the steady-state characteristic, and the frequency response. Moreover, the proposed topology

is verified by the experimental prototype, and all the results show a good agreement with the theoretical concept.

APPENDIX

Proof of section II.A

The equivalent circuit in Fig. 7(a) is analyzed from HF and LF point of views in Fig. 43(a) and Fig. 43(b), respectively. In HF analysis, the capacitor is assumed to be a short circuit, so i_{ct} is equal to HF current ripple. In LF analysis, the capacitor branch current is estimated to be 0.1A which is equal to i_{ct} and is negligible. Therefore, the assumption which states that i_{ct} consists of HF current ripple is proved.




Fig. 43. HF and LF analysis of Fig. 7(a): (a) HF analysis, (b) LF analysis.

Derivation of (2)

According to the volt-second balance, the average inductor voltage must be zero in a switching cycle. Therefore, using (1), the average inductor voltage during a switching cycle is expressed as

$$v_{ac}(t)D(t)T_s + (v_{ac}(t) - V_{DC})(1 - D(t))T_s = 0 \quad (\text{A.1})$$

where T_s is switching period. From (A.1), (2) is derived.

Derivation of (3)

The inductor charging characteristic during switch ON time is defined as

$$v_{L_{IA}} = L_{IA} \frac{2\Delta i_{IA}}{D(t)T_s} \quad (\text{A.2})$$

where $2\Delta i_{IA}$ is the peak-to-peak current ripple. By substituting (2) in (A.2), (3) is found.

Derivation of (5)

The current ripple described in (3) can be simplified as

$$\Delta i_{IA}(t) = kv_{ac}(t)(V_{DC} - v_{ac}(t)) \quad (\text{A.3})$$

where

$$k = \frac{1}{2L_{IA}f_{sw}V_{DC}}. \quad (\text{A.4})$$

By applying (4) to (A.3), $v_{ac}(t)$ is found as the following:

$$k \frac{dv_{ac}(t)}{dt} (V_{DC} - v_{ac}(t)) - k \frac{dv_{ac}(t)}{dt} v_{ac}(t) = 0 \quad (\text{A.5})$$

$$v_{ac}(t) = \frac{V_{DC}}{2}. \quad (\text{A.6})$$

By substituting (A.6) in (3), (5) is found.

REFERENCES

- [1] J. Dadkhah, C. N. Ho, K. K. Siu, and R. T. H. Li, "Three-Phase PFC Converter with Reconfigurable LCL Filter," in *2021 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2021, pp. 2274–2280.
- [2] C. N. M. Ho, R. T.-h. Li, and K. K.-M. Siu, "Active Virtual Ground—Bridgeless PFC Topology," *IEEE Transactions on Power Electronics*, vol. 32, no. 8, pp. 6206–6218, 2017.
- [3] K. K. M. Siu, C. N. M. Ho, and R. T. H. Li, "A Four-Quadrant Single-Phase Grid-Connected Converter With Only Two High-Frequency Switches," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 3, pp. 1899–1909, 2020.
- [4] T. Friedli, M. Hartmann, and J. W. Kolar, "The Essence of Three-Phase PFC Rectifier Systems—Part II," *IEEE Transactions on Power Electronics*, vol. 29, no. 2, pp. 543–560, 2014.
- [5] R. N. Beres, X. Wang, M. Liserre, F. Blaabjerg, and C. L. Bak, "A Review of Passive Power Filters for Three-Phase Grid-Connected Voltage-Source Converters," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 1, pp. 54–69, 2016.
- [6] S. Yan, Y. Yang, S. Y. Hui, and F. Blaabjerg, "A Review on Direct Power Control of Pulsewidth Modulation Converters," *IEEE Transactions on Power Electronics*, vol. 36, no. 10, pp. 11 984–12 007, 2021.
- [7] E. A. Jones, F. F. Wang, and D. Costinett, "Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 707–719, 2016.
- [8] C. Li, Q.-x. Guan, J. Lei, C. Li, Y. Zhang, S. Wang, D. Xu, W. Li, and H. Ma, "An SiC MOSFET and Si Diode Hybrid Three-Phase High-Power Three-Level Rectifier," *IEEE Transactions on Power Electronics*, vol. 34, no. 7, pp. 6076–6087, 2019.
- [9] K. Drobnic, G. Grandi, M. Hammami, R. Mandrioli, M. Ricco, A. Vitatkin, and M. Vujacic, "An Output Ripple-Free Fast Charger for Electric Vehicles Based on Grid-Tied Modular Three-Phase Interleaved Converters," *IEEE Transactions on Industry Applications*, vol. 55, no. 6, pp. 6102–6114, 2019.
- [10] L. Schrittwieser, J. W. Kolar, and T. B. Soeiro, "99% Efficient three-phase buck-type SiC MOSFET PFC rectifier minimizing life cycle cost in DC data centers," *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 1, pp. 47–58, 2017.
- [11] "Electromagnetic Compatibility (EMC) – Part 3-2: Limits – Limits for Harmonic Current Emissions (Equipment input current \leq 16A per phase)," *IEC Standard 61000-3-2-2001*, 2001.
- [12] A. Kouchaki and M. Nymand, "Analytical Design of Passive LCL Filter for Three-Phase Two-Level Power Factor Correction Rectifiers," *IEEE Transactions on Power Electronics*, vol. 33, no. 4, pp. 3012–3022, 2018.
- [13] W. Wu, Y. He, T. Tang, and F. Blaabjerg, "A New Design Method for the Passive Damped LCL and LLCL Filter-Based Single-Phase Grid-Tied Inverter," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 10, pp. 4339–4350, 2013.
- [14] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," *IEEE Transactions on Industry Applications*, vol. 41, no. 5, pp. 1281–1291, 2005.
- [15] K. Jalili and S. Bernet, "Design of LCL Filters of Active-Front-End Two-Level Voltage-Source Converters," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 5, pp. 1674–1689, 2009.
- [16] J. Muhlethaler, M. Schweizer, R. Blattmann, J. W. Kolar, and A. Ecklebe, "Optimal Design of LCL Harmonic Filters for Three-Phase PFC Rectifiers," *IEEE Transactions on Power Electronics*, vol. 28, no. 7, pp. 3114–3125, 2013.
- [17] J. Xu, J. Yang, J. Ye, Z. Zhang, and A. Shen, "An LTCL Filter for Three-Phase Grid-Connected Converters," *IEEE Transactions on Power Electronics*, vol. 29, no. 8, pp. 4322–4338, 2014.
- [18] J. Fang, G. Xiao, X. Yang, and Y. Tang, "Parameter Design of a Novel Series-Parallel-Resonant LCL Filter for Single-Phase Half-Bridge Active Power Filters," *IEEE Transactions on Power Electronics*, vol. 32, no. 1, pp. 200–217, 2017.
- [19] W. Wu, Y. He, and F. Blaabjerg, "An LLCL Power Filter for Single-Phase Grid-Tied Inverter," *IEEE Transactions on Power Electronics*, vol. 27, no. 2, pp. 782–789, 2012.
- [20] J. Fang, G. Xiao, and Y. Zhang, "An LCCL filter and its application to a Half-Bridge APF," in *2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia)*, 2015, pp. 2566–2573.
- [21] W. Wu, Y. Sun, Z. Lin, T. Tang, F. Blaabjerg, and H. S.-H. Chung, "A New LCL-Filter With In-Series Parallel Resonant Circuit for Single-Phase Grid-Tied Inverter," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 9, pp. 4640–4644, 2014.
- [22] F. Li, X. Zhang, H. Zhu, H. Li, and C. Yu, "An LCL-LC Filter for Grid-Connected Converter: Topology, Parameter, and Analysis," *IEEE Transactions on Power Electronics*, vol. 30, no. 9, pp. 5067–5077, 2015.
- [23] W. Wu, Y. Sun, Z. Lin, Y. He, M. Huang, F. Blaabjerg, and H. S.-h. Chung, "A Modified LLCL Filter With the Reduced Conducted EMI Noise," *IEEE Transactions on Power Electronics*, vol. 29, no. 7, pp. 3393–3402, 2014.
- [24] Y. Sozer, D. Torrey, and S. Reva, "New inverter output filter topology for PWM motor drives," *IEEE Transactions on Power Electronics*, vol. 15, no. 6, pp. 1007–1017, 2000.
- [25] D. G. Holmes and T. A. Lipo, *Pulse width modulation for power converters: principles and practice*. John Wiley & Sons, 2003, vol. 18.
- [26] J. Zhou, J. O. Ojo, F. Tang, J. Haruna, and P. C. Loh, "A Carrier-Based Discontinuous PWM for Single and Parallel Three-Level T-Type Converters With Neutral-Point Potential Balancing," *IEEE Transactions on Industry Applications*, vol. 57, no. 5, pp. 5117–5127, 2021.
- [27] X. Li, X. Xing, C. Zhang, A. Chen, C. Qin, and G. Zhang, "Simultaneous Common-Mode Resonance Circulating Current and Leakage Current Suppression for Transformerless Three-Level T-Type PV Inverter System," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 6, pp. 4457–4467, 2019.
- [28] M. M. Hashempour, M.-Y. Yang, and T.-L. Lee, "A DPWM-controlled three-level T-type inverter for photovoltaic generation considering unbalanced neutral-point voltage," in *2017 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2017, pp. 3856–3862.
- [29] J. C. Giacomini, L. Michels, M. C. Cavalcanti, and C. Rech, "Modified Discontinuous PWM Strategy for Three-Phase Grid-Connected PV Inverters With Hybrid Active-Passive Damping Scheme," *IEEE Transactions on Power Electronics*, vol. 35, no. 8, pp. 8063–8073, 2020.
- [30] R. Peña-Alzola, M. Liserre, F. Blaabjerg, R. Sebastián, J. Dannehl, and F. W. Fuchs, "Analysis of the Passive Damping Losses in LCL-Filter-Based Grid Converters," *IEEE Transactions on Power Electronics*, vol. 28, no. 6, pp. 2642–2646, 2013.
- [31] M. Davari and Y. A.-R. I. Mohamed, "Robust vector control of a very weak-grid-connected voltage-source converter considering the phase-locked loop dynamics," *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 977–994, 2017.
- [32] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level t-type converter for low-voltage applications," *IEEE Transactions on Power Electronics*, vol. 28, no. 2, pp. 899–907, 2013.