Obstacles to getting started

- Diversity of tools
 - Choice of proper tool is difficult
 - Over 50 notations, methods, and tool listed on WWW Formal Methods Virtual Library
 - http://www.comlab.ox.ac.uk/archive/formal-methods.html
 - Many domain specific tools and techniques
 - Little support for combining results from different tools
 - Some efforts currently in progress
- Immaturity of Tools
 - Most tools are research prototypes
- Lack of sufficient Libraries
- Education

Mechanized Support for Formal Methods

General Purpose Theorem Provers: Specification and Proof using the logic supported by theorem prover. Proofs are semi-automatic. Many of the steps are automated, but some require insight. Examples include: PVS, HOL, Nuprl, Nqthm/Acl2, IMPS, ...

Specialized Approaches:

- **Model Checking:** Fully automatic proofs that state machine description of hardware possess specified properties. Specifications given in a decidable temporal logic. An example system is SMV. Tools employing related techniques include COSPAN and $Mur\phi$.
- **Design Derivation:** Design proceeds from a behavioral level description to a hardware design via a series of *correctness preserv*ing refinements. Example systems include DDD and DRS.
- **Software:** Machine checked verification of Ada code (Penelope). Decision tables for specification of software requirements (Table-Wise).

Levels of Rigor

- Level 1: Specification (and proof) using conventional mathematical notation.
- Level 2: Specification using a formal specification language with manual proofs.
- Level 3: Specification in a formal language with automatically checked or generated proofs.

Correctness of Specification

How do we know that a specification is what we intend?

- At intermediate levels in the design hierarchy, the specification is a refinement of higher-level requirements
 - If the higher levels are related by proof, then the requirements at this level are sufficient to ensure the high level requirements
- At the top-level, we must resort to review.
 - The presence of a formal specification enables formal challenges.
 A review can identify additional properties that a design must possess. Formal verification techniques can then be used to either prove the design already possesses the property or reveal its absence.
- At the bottom levels in a design hierarchy, we must show that the assumptions are consistent.

Hierarchical Specification of the Reliable Computing Platform



Design Refinement and Proof (Example: Reliable Computing Platform)

Single-frame state transition divided into four phases



Design Verification (3)

Top-level: Abstract description of system (and assumptions)

Lower-level: Detailed description of system (and assumptions)

Prove: The detailed system description has the same behavior as the abstract description given the assumptions and an abstraction function relating the two systems.

Verification of Fault-Tolerant Algorithms (2)

Top-level: Properties that algorithm should possess

- **Lower-level:** Abstract description of the algorithm and underlying assumptions
- $\mathbf{Prove:}$ The algorithm satisfies desired properties given the assumptions

Formal Analysis of a Specification (1)

One property we might want to prove about the functions real_to_fp and fp_to_real from the floating-point addition specification is that for every finitely valued floating-point number and every rounding mode:

real_to_fp(fp_to_real(fin), mode) = fin

Formal Proof Activities

Use of methods from formal logic to

- 1. analyze specifications for certain forms of consistency, completeness
- 2. prove that specified behavior will satisfy the requirements, given the assumptions
- 3. prove that a more detailed design *implements* a more abstract one

Temporal Abstraction



Abstraction Mappings (Data Abstraction)



State-machine Specification

Design layers formalized as state machines

- State represents memory contents and hardware status
- Transition *function* defines state transitions

Interpretation maps lower level states into higher level states

$$\begin{array}{ccc} s_{i} & \xrightarrow{N_{i}} & t_{i} \\ Map & & \uparrow \\ s_{i+1} & & \uparrow \\ & N_{i+1} & & t_{i+1} \end{array}$$

Need to show that diagram "commutes" to establish that layer i + 1 correctly implements layer i:

$$Map(N_{i+1}(s_{i+1})) = N_i(Map(s_{i+1}))$$

Floating-Point Addition (continued)

The formal specification of floating-point addition for finitely valued arguments is:

fp_add_finite(fin1, fin2, mode) $\hat{=}$ real_to_fp((fp_to_real(fin1) + fp_to_real(fin2)), mode)

Floating-Point Addition (Partial Specification)

For floating-point addition of two finitely valued arguments, fin1 and fin2, the expression

```
fp_to_real(fin1) + fp_to_real(fin2)
```

defines the infinitely precise result.

Floating-Point Operations (declarations)

FP = the set of floating-point numbers Fin = the set of finitely valued floating-point numbers, $Fin \subset FP$ M = the set of rounding modes $\mathbf{R} =$ the set of real numbers $fin1, fin2 \in Fin$ $mode \in M$ $fp_to_real: Fin \rightarrow \mathbf{R}$

 $\texttt{real_to_fp:} \ R \ \times \ M \ \rightarrow \ FP$

Example of Functional Specification (Floating-point Operations)

IEEE floating-point arithmetic requires that each arithmetic operation be performed as if it first produced a result correct to infinite precision and unbounded range, and then coerced this result to fit in the destination's precision. [ANSI/IEEE STD 854-1987]

Example of Property-Based Specification (Fault-tolerant clock synchronization)

1. There is a $\rho \ll 1$ such that for any clock C_p that is non-faulty during the interval from t_1 to t_2 :

$$(1-\rho)(t_2-t_1) \le C_p(t_2) - C_p(t_1) \le (1+\rho)(t_2-t_1)$$

2. There is a δ such that if clocks C_p and C_q are non-faulty at time t, then:

$$|C_p(t) - C_q(t)| < \delta$$

Formal Specification

Formal Specification: Use of notations derived from formal logic to describe

- *assumptions* about the world in which a system will operate
- *requirements* that the system is to achieve
- the intended *behavior* of the system

Styles of Specification Different approaches are used for these descriptions:

- *Properties*—enumeration of assumptions and requirements
- *Functions*—express desired behavior or design descriptions
- *State-machines*—express desired behavior or design descriptions
- . . .

Assumptions at one level become requirements at a lower level.

Outline

- Formal Specification
- Formal Proof Activities
- Degree of Rigor
- Obstacles to Getting Started

Application of Logic to Digital System Design

Paul S. Miner May 10, 1995